Manuel J. Bellido

1964

• Logic-timing simulation and the degradation delay model
• Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation